 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| AT29LV1024 Features * * * * * * * * * * * * Single Voltage, Range 3V to 3.6V Supply 3-Volt-Only Read and Write Operation Software Protected Programming Fast Read Access Time - 150 ns Low Power Dissipation 15 mA Active Current 50 A CMOS Standby Current Sector Program Operation Single Cycle Reprogram (Erase and Program) 512 Sectors (128 words/sector) Internal Address and Data Latches for 128 Words Fast Sector Program Cycle Time - 20 ms Internal Program Control and Timer DATA Polling for End of Program Detection Typical Endurance > 10,000 Cycles CMOS and TTL Compatible Inputs and Outputs Commercial and Industrial Temperature Ranges 1 Megabit (64K x 16) 3-volt Only CMOS Flash Memory Description The AT29LV1024 is a 3-volt-only in-system Flash programmable and erasable read only memory (PEROM). Its 1 megabit of memory is organized as 65,536 words by 16 bits. Manufactured with Atmel's advanced nonvolatile CMOS technology, the device offers access times to 150 ns with power dissipation of just 54 mW. When the device is deselected, the CMOS standby current is less than 50 A. The device endurance is such that any sector can typically be written to in excess of 10,000 times. To allow for simple in-system reprogrammability, the AT29LV1024 does not require high input voltages for programming. Three-volt-only commands determine the operation of the device. Reading data out of the device is similar to reading from an Pin Configurations Pin Name A0 - A15 CE OE WE I/O0 - I/O15 NC DC Function Addresses Chip Enable Output Enable Write Enable Data Inputs/Outputs No Connect Don't Connect (continued) AT29LV1024 TSOP Top View PLCC Top View Type 1 0564A 4-63 Description (Continued) EPROM. Reprogramming the AT29LV1024 is performed on a sector basis; 128 words of data are loaded into the device and then simultaneously programmed. During a reprogram cycle, the address locations and 128 words of data are internally latched, freeing the address and data bus for other operations. Following the initiation of a program cycle, the device will automatically erase the sector and then program the latched data using an internal control timer. The end of a program cycle can be detected by DATA polling of I/O7 or I/O15. Once the end of a program cycle has been detected, a new access for a read or program can begin. Block Diagram Device Operation READ: The AT29LV1024 is accessed like an EPROM. When CE and OE are low and WE is high, the data stored at the memory location determined by the address pins is asserted on the outputs. The outputs are put in the high impedance state whenever CE or OE is high. This dualline control gives designers flexibility in preventing bus contention. SOFTWARE DATA PROTECTION PROGRAMMING: The AT29LV1024 has 512 individual sectors, each 128 words. Using the software data protection feature, word loads are used to enter the 128 words of a sector to be programmed. The AT29LV1024 can only be programmed or reprogrammed using the software data protection feature. The device is programmed on a sector basis. If a word of data within the sector is to be changed, data for the entire 128 word sector must be loaded into the device. The AT29LV1024 automatically does a sector erase prior to loading the data into the sector. An erase command is not required. Software data protection protects the device from inadvertent programming. A series of three program commands to specific addresses with specific data must be presented to the device before programming may occur. The same three program commands must begin each program operation. All software program commands must obey the sector program timing specifications. Power transitions will not reset the software data protection feature, however the software feature will guard against inadvertent program cycles during power transitions. Any attempt to write to the device without the 3 word command sequence will start the internal write timers. No data will be written to the device; however, for the duration of tWC, a read operation will effectively be a polling operation. After the software data protection's 3 word command code is given, a word load is performed by applying a low pulse on the WE or CE input with CE or WE low (respectively) and OE high. The address is latched on the falling edge of CE or WE, whichever occurs last. The data is latched by the first rising edge of CE or WE. The 128 words of data must be loaded into each sector. Any word that is not loaded during the programming of its sector will be erased to read FFFFH. Once the words of a sector are loaded into the device, they are simultaneously programmed during the internal programming period. After the first data word has been loaded into the device, successive words are entered in the same manner. Each new word to be programmed must have its high to low transition on WE (or CE) within 150 s of the low to high transition of WE (or CE) of the preceding word. If a high to low transition is not detected within 150 s of the last low to high transition, the load period will end and the internal programming period will start. A7 to A15 specify the sector address. The sector address must be valid during each high to low transition of WE (or CE). A0 to A6 specify the word address within the sector. The words may be loaded in any order; sequential loading is not required. Once a programming operation has been initiated, and for the du- (continued) 4-64 AT29LV1024 AT29LV1024 Device Operation (Continued) ration of tWC, a read operation will effectively be a polling operation. HARDWARE DATA PROTECTION: Hardware features protect against inadvertent programs to the AT29LV1024 in the following ways: (a) VCC sense-- if VCC is below 1.8V (typical), the program function is inhibited. (b) VCC power on delay-- once VCC has reached the VCC sense level, the device will automatically time out 10 ms (typical) before programming. (c) Program inhibit-- holding any one of OE low, CE high or WE high inhibits program cycles. (d) Noise filter-- pulses of less than 15 ns (typical) on the WE or CE inputs will not initiate a program cycle. INPUT LEVELS: While operating with a 3.3V 10% power supply, the address inputs and control inputs (OE, CE and WE) may be driven from 0 to 5.5V without adversely affecting the operation of the device. The I/O lines can be driven from 0 to 3.6V. PRODUCT IDENTIFICATION: The product identification mode identifies the device and manufacturer as Atmel. It may be accessed by hardware or software operation. The hardware operation mode can be used by an external programmer to identify the correct programming algorithm for the Atmel product. In addition, users may wish to use the software product identification mode to identify the part (i.e. using the device code), and have the system software use the appropriate sector size for program operations. In this manner, the user can have a common board design for various Flash densities and, with each density's sector size in a memory map, have the system software apply the appropriate sector size. For details, see Operating Modes (for hardware operation) or Software Product Identification. The manufacturer and device code is the same for both modes. DATA POLLING: The AT29LV1024 features DATA polling to indicate the end of a program cycle. During a program cycle an attempted read of the last word loaded will result in the complement of the loaded data on I/O7 and I/O15. Once the program cycle has been completed, true data is valid on all outputs and the next cycle may begin. DATA polling may begin at any time during the program cycle. TOGGLE BIT: I n a d d i t i o n t o DATA p o l l i n g t h e AT29LV1024 provides another method for determining the end of a program or erase cycle. During a program or erase operation, successive attempts to read data from the device will result in I/O6 and I/O14 toggling between one and zero. Once the program cycle has completed, I/O6 and I/O14 will stop toggling and valid data will be read. Examining the toggle bit may begin at any time during a program cycle. OPTIONAL CHIP ERASE MODE: The entire device can be erased by using a 6-byte software code. Please see Software Chip Erase application note for details. Absolute Maximum Ratings* Temperature Under Bias................. -55C to +125C Storage Temperature...................... -65C to +150C All Input Voltages (including NC Pins) with Respect to Ground ................... -0.6V to +6.25V All Output Voltages with Respect to Ground .............-0.6V to VCC + 0.6V Voltage on OE with Respect to Ground ................... -0.6V to +13.5V *NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. 4-65 DC and AC Operating Range AT29LV1024-15 Operating Temperature (Case) VCC Power Supply (1) Com. Ind. 0C - 70C -40C - 85C 3.3V 0.3V AT29LV1024-20 0C - 70C -40C - 85C 3.3V 0.3V AT29LV1024-25 0C - 70C -40C - 85C 3.3V 0.3V 1. After power is applied and VCC is at the minimum specified data sheet value, the system should wait 20 ms before an operational mode is started. Operating Modes Mode Read Program (2) Standby/Write Inhibit Program Inhibit Program Inhibit Output Disable Product Identification Hardware Software (5) Notes: 1. X can be VIL or VIH. 2. Refer to AC Programming Waveforms. 3. VH = 12.0V 0.5V. CE VIL VIL VIH X X X OE VIL VIH X (1) WE VIH VIL X VIH X X Ai Ai Ai X I/O DOUT DIN High Z X VIL VIH High Z A1 - A15 = VIL, A9 = VH, (3) A0 = VIL A1 - A15 = VIL, A9 = VH, (3) A0 = VIH A0 = VIL A0 = VIH Manufacturer Code (4) Device Code (4) Manufacturer Code (4) Device Code (4) VIL VIL VIH 4. Manufacturer Code: 1F, Device Code: 26 5. See details under Software Product Identification Entry/Exit. DC Characteristics Symbol ILI ILO ISB1 ISB2 ICC VIL VIH VOL VOH1 Parameter Input Load Current Output Leakage Current VCC Standby Current CMOS VCC Standby Current TTL VCC Active Current Input Low Voltage Input High Voltage Output Low Voltage Output High Voltage IOL = 1.6 mA, VCC = 3.0V IOH = 100 A, VCC = 3.0V 2.4 2.0 .45 Condition VIN = 0V to VCC VI/O = 0V to VCC CE = VCC - 0.3V to VCC CE = 2.0V to VCC f = 5 MHz; IOUT = 0 mA, VCC = 3.6V Com. Ind. Min Max 1 1 50 100 1 15 0.6 Units A A A A mA mA V V V V 4-66 AT29LV1024 AT29LV1024 AC Read Characteristics AT29LV1024-15 Symbol tACC tCE (1) tOE (2) tDF (3, 4) tOH Parameter Address to Output Delay CE to Output Delay OE to Output Delay CE or OE to Output Float Output Hold from OE, CE or Address, whichever occurred first 0 0 0 Min Max AT29LV1024-20 Min Max AT29LV1024-25 Min Max Units ns ns ns ns ns 150 150 85 40 0 0 0 200 200 100 50 0 0 0 250 250 120 60 AC Read Waveforms (1, 2, 3, 4) Notes: 1. CE may be delayed up to tACC - tCE after the address transition without impact on tACC . 2. OE may be delayed up to tCE - tOE after the falling edge of CE without impact on tCE or by tACC - tOE after an address change without impact on tACC . 3. tDF is specified from OE or CE whichever occurs first (CL = 5 pF). 4. This parameter is characterized and is not 100% tested. Input Test Waveforms and Measurement Level Output Test Load tR, tF < 5 ns Pin Capacitance (f = 1 MHz, T = 25C) (1) Typ CIN COUT Note: Max 6 12 Units pF pF Conditions VIN = 0V VOUT = 0V 4 8 1. This parameter is characterized and is not 100% tested. 4-67 AC Word Load Characteristics Symbol tAS, tOES tAH tCS tCH tWP tDS tDH, tOEH tWPH Parameter Address, OE Set-up Time Address Hold Time Chip Select Set-up Time Chip Select Hold Time Write Pulse Width (WE or CE) Data Set-up Time Data, OE Hold Time Write Pulse Width High Min 0 100 0 0 200 100 0 200 Max Units ns ns ns ns ns ns ns ns AC Word Load Waveforms (1, 2) WE Controlled CE Controlled Notes: 1. The software data protection commands must be applied prior to word loads. 2. A complete sector (128 words) should be loaded using these waveforms as shown in the Software Protected Word Load waveforms (see next page). 4-68 AT29LV1024 AT29LV1024 Program Cycle Characteristics Symbol tWC tAS tAH tDS tDH tWP tWLC tWPH Parameter Write Cycle Time Address Set-up Time Address Hold Time Data Set-up Time Data Hold Time Write Pulse Width Word Load Cycle Time Write Pulse Width High 200 0 100 100 0 200 150 Min Max 20 Units ms ns ns ns ns ns s ns Software Protected Program Waveform (1, 2, 3) Notes: 1. A7 through A15 must specify the same page address during each high to low transition of WE (or CE) after the software code has been entered. (1) 2. OE must be high when WE and CE are both low. 3. All words that are not loaded within the sector being programmed will be indeterminate. Programming Algorithm LOAD DATA AAAA TO ADDRESS 5555 LOAD DATA 5555 TO ADDRESS 2AAA LOAD DATA A0A0 TO ADDRESS 5555 WRITES ENABLED LOAD DATA TO (3) ENTER DATA SECTOR (128 WORDS) (2) PROTECT STATE Notes for software program code: 1. Data Format: I/O7 - I/O0 (Hex); Address Format: A14 - A0 (Hex). 2. Data Protect state will be re-activated at end of program cycle. 3. 128 words of data MUST BE loaded. 4-69 Data Polling Characteristics Symbol tDH tOEH tOE tWR Parameter Data Hold Time OE Hold Time OE to Output Delay (2) Write Recovery Time (1) Min 0 0 0 Typ Max Units ns ns ns ns Notes: 1. These parameters are characterized and not 100% tested. 2. See tOE spec in AC Read Characteristics. Data Polling Waveforms Toggle Bit Characteristics Symbol tDH tOEH tOE tOEHP tWR Parameter Data Hold Time OE Hold Time OE to Output (1) Min 10 10 150 0 Typ Max Units ns ns ns ns ns Delay (2) OE High Pulse Write Recovery Time Notes: 1. These parameters are characterized and not 100% tested. 2. See tOE spec in AC Read Characteristics. Toggle Bit Waveforms (1, 2, 3) Notes: 1. Toggling either OE or CE or both OE and CE will operate toggle bit. 2. Beginning and ending state of I/O6 and I/O14 may vary. 3. Any address location may be used but the address should not vary. 4-70 AT29LV1024 AT29LV1024 Software Product (1) Identification Entry LOAD DATA AAAA TO ADDRESS 5555 LOAD DATA 5555 TO ADDRESS 2AAA LOAD DATA 9090 TO ADDRESS 5555 Software Product (1) Identification Exit LOAD DATA AAAA TO ADDRESS 5555 LOAD DATA 5555 TO ADDRESS 2AAA LOAD DATA F0F0 TO ADDRESS 5555 PAUSE 20 mS ENTER PRODUCT IDENTIFICATION (2, 3, 5) MODE PAUSE 20 mS EXIT PRODUCT IDENTIFICATION (4) MODE Notes for software product identification: 1. Data Format: I/O15 - I/O0 (Hex); Address Format: A14 - A0 (Hex). 2. A1 - A15 = VIL. Manufacture Code is read for A0 = VIL; Device Code is read for A0 = VIH. 3. The device does not remain in identification mode if powered down. 4. The device returns to standard operation mode. 5. Manufacturer Code: 1F Device Code: 26 4-71 Ordering Information tACC (ns) 150 ICC (mA) Active Standby Ordering Code AT29LV1024-15JC AT29LV1024-15TC AT29LV1024-15JI AT29LV1024-15TI AT29LV1024-20JC AT29LV1024-20TC AT29LV1024-20JI AT29LV1024-20TI AT29LV1024-25JC AT29LV1024-25TC AT29LV1024-25JI AT29LV1024-25TI Package 44J 48T 44J 48T 44J 48T 44J 48T 44J 48T 44J 48T Operation Range Commercial (0 to 70C) Industrial (-40 to 85C) Commercial (0 to 70C) Industrial (-40 to 85C) Commercial (0 to 70C) Industrial (-40 to 85C) 15 15 0.05 0.05 0.05 0.10 0.05 0.10 200 15 15 250 15 15 Package Type 44J 48T 44 Lead, Plastic J-Leaded Chip Carrier (PLCC) 48 Lead, Thin Small Outline Package (TSOP) 4-72 AT29LV1024 |
Price & Availability of AT29LV1024-15
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |